Creating Macros from VHDL

Using Hardware Description Languages in TINACloud, Part 1: Creating Macros from VHDL

Hardware Description Languages (HDL) are powerful tools to describe and simulate complex electronic devices.

In this tutorial video we will show how you can create a macro from a VHDL (.vhd) code and use     in TINACloud. You can create macros from Verilog, Verilog-A and Verilog-AMS files in a similar way.

Watch our tutorial video to see how  you can create a macro from a VHDL (.vhd) code and use         in  TINACloud.



Download the FREE trial demo of TINA Design Suite and get:

  1. One year free access to TINACloud (the cloud-based, multi-language, installation-free online version of TINA now running in your browser anywhere in the world.)
  2. An immediate 20% discount from the offline version of TINA
  3. Free license for your second computer, laptop etc.
Click here to download the FREE trial demo of TINA


Dr. Michael Koltai

Share and Enjoy

  • Facebook
  • Twitter
  • Delicious
  • LinkedIn
  • StumbleUpon
  • Add to favorites
  • Email
  • RSS