Hardware Description Languages (HDL) are powerful tools to describe and simulate complex electronic devices.
In this tutorial video we will show how you can create a macro from a VHDL (.vhd) code and use in TINA. You can create macros from Verilog, Verilog-A and Verilog-AMS files in a similar way.
Watch our tutorial video to see how you can create a macro from a VHDL (.vhd) code and use in TINA.
Download the FREE trial demo of TINA Design Suite and get:
- One year free access to TINACloud (the cloud-based, multi-language, installation-free online version of TINA now running in your browser anywhere in the world.)
- An immediate 20% discount from the offline version of TINA
- Free license for your second computer, laptop etc.